

### **REMARKS/ARGUMENTS**

The office action of March 30, 2004 has been carefully reviewed and these remarks are responsive thereto. Reconsideration and allowance of the instant application are respectfully requested. Claims 1-5 remain pending in this application. New claims 6-25 have been added and are fully supported by the specification.

The drawings stand objected to under 37 C.F.R. § 1.83(a) for failing to show every feature of the claimed invention as set for the below in connection with the rejections under 35 U.S.C. § 112. Claims 1-5 stand rejected under 35 U.S.C. § 112, first paragraph, as containing subject matter which was not described in the specification as to enable one skilled in the art to make and/or use the claimed invention. Also, claims 1-5 stand rejected under 35 U.S.C. § 112, second paragraph for indefiniteness.

The action objects to the drawings and rejects the claims because the timing diagrams and specification allegedly do not show or describe an overlapping period when first and second capacitors are being charged and a period when the NMOS transistor of the first transfer device and/or the second transfer device is turned on during a period in which the first and second periods overlap. Applicant has amended claim 1 to remove the unnecessary recital that the second period during which the second capacitors are charged partially overlaps the first period during the first capacitors are charged. Regarding the periods recited in the claims, applicant submits that the claims are supported and sufficiently definite and that the drawings show the periods claimed. For example, referring to FIG. 17 the claimed first period corresponds to the LOW level of  $\phi_1$  after  $t_6$ , the claimed second period corresponds to the LOW level of  $\phi_2$  between  $t_2$  and  $t_5$ , the claimed third period corresponds to the HIGH level of  $\phi_3$ , and the claimed fourth period corresponds to the HIGH level of  $\phi_4$ .

Claims 1, 4 and 5 stand rejected under 35 U.S.C. § 102(b) as being anticipated by U.S. patent no. 6,130,574 to Bloch et al. ("Bloch"). Claims 1-5 stand rejected under 35 U.S.C. § 102(e) as being anticipated by U.S. patent no. 6,373,324 to Li et al. ("Li"). Applicant respectfully traverses these rejections.

The action alleges that Block and Li each disclose all the features of independent claim 1. Amended claim 1 calls for, among other features, a first potential converter for supplying a

boosted clock to each first capacitor; and a second potential converter for supplying a boosted clock to each second capacitor. Neither Block nor Li teach or suggest the combination of features including first and second potential converters as recited in claim 1. For at least this reason, independent claim 1 is patentably distinguishable over the applied art. Claims 2-5 and new claims 6-25, which ultimately depend on claim 1, are patentably distinct from the applied art for the same reasons as claim 1, and further in view of the novel and non-obvious features recited therein.

### CONCLUSION

A Fee Transmittal is attached. If any additional fees are required or if an overpayment is made, the Commissioner is authorized to debit or credit our Deposit Account No. 19-0733, accordingly.


All rejections having been addressed, applicant respectfully submits that the instant application is in condition for allowance, and respectfully solicits prompt notification of the same.

Respectfully submitted,

BANNER & WITCOFF, LTD.

Dated: July 22, 2004

By:



Gary D. Fedorochko  
Registration No. 35,509

1001 G Street, N.W.  
Washington, D.C. 20001-4597  
Tel: (202) 824-3000  
Fax: (202) 824-3001  
GDF:lab